The purpose of the project is to design an adiabatic logic based low power 4:2 Compressor on the application of "Two Phase Clocked Adiabatic Static Logic (2PASCL) technique", which shows the lowest power dissipation between different adiabatic logic families. It works on the principle of charge reversible logic. The present technique has smallest power dissipation relative to the standard CMOS design style by using different design specification such as different input signal switching frequency and supply voltage. The simulation is performed on S-edit of Tanner tool at 90nm BSIM4 technology.
Introduction
Now days, the movable devices are increasingly used by the everyday life. There is a continuous increase in these portable equipments, such as laptops, cell phones etc. With the gradual increase in complexity and functionality of these portable devices, the power dissipation will also increase. There are various sources of power dissipation in digital CMOS circuits such as switching power, leakage power and short circuit power dissipation. This power dissipation can be reduced by reducing the supply voltage, power gating and multi-threshold libraries. But this technique is not sufficient to fulfill today's power needs, hence another approach can be used to reduce power dissipation that is called as Adiabatic Logic. In this technique, oscillating power supplies may be utilized instead of constant supply voltage and charge stored in an output capacitor is reused instead of charge expending as in a conventional CMOS circuit. Hence, the total energy can be conserved.
Adiabatic 2PASCL Technique
The word "Adiabatic" is used in thermodynamics system that does not transfer energy to the environment, so that charge transfer out of the module is comparable to zero. But in everyday growth of computing, such optimal process cannot be possible because of the existence of dissipative elements like resistances in a circuit. Therefore, the Adiabatic logic is used in ultra low power purpose for which conventional energy is confined and speed is not critical such as biomedical, robotics, space, deep sea, etc [1] . Fig. 1 the construction of 2PASCL logic based circuits consists of two powers clock PCLK_1 and PCLK_2 respectively and there is one eighteen degree phase reversal among consecutive power clocks. The above circuit also contains two diodes in its construction where Diode_1 is connected with PCLK_1 and output terminal and Diode_2 is connected with PDN and PCLK_2, so that both diodes enhance the discharging velocity of internal signal nodes. The operation of adiabatic 2PASCL circuits can be divided into two phases. In charging phase, when the intake voltage is low then PUN is in ON state and PDN is in OFF state which results in charging the output load capacitor equal to the supply voltage. The charging phase is illustrated in Fig. 2 . 
Multiplexer
A multiplexer is also abbreviated as "MUX". It is a combinational logic circuit that consists of several input lines, select lines and a single output line. A single input line can be routed to the output line by choosing a proper combination of select lines. Multiplexers are similar to a speedily moving multiple position rotary switch which controls multiple input lines one at a time to the output.
2 to 1 line Multiplexer:
A 2 to 1 line multiplexer has two inputs but a single output. Under control of single selection line, one of the input signals is passed to the output. Fig. 4 shows the schematic symbol of 2 to 1 line multiplexer. The truth table of 2 to 1 line multiplexer is given in Table 1 
Exclusive -Or (EX-OR) Gate
The logical operation of a two-input EX-OR gate is that its output is at logic high, only when one of its inputs is high. Under the conditions, when both the inputs have the logic 0 state, or when both the inputs have the logic 1 state, the output has a logic 0 state. It is called an Anti-coincidence or Inequality Detector.
The input variables are represented by A and B and the output variable is represented by X. The output expression of this gate is written as given in Eq. (2).
The schematic symbol of EX-OR gate is illustrated in Fig. 5 . And the truth table of EX-OR gate is given in Table II . 
Compressor
Compressors are the basic building blocks of high accuracy and high speed multipliers, arithmetic and digital signal processing (DSP) applications. The output expression of 4:2 compressor are given by the following equations. 
Design of 4:2 Compressor
The 4:2 compressor can be designed by using 2 to 1 line multiplexer and two input EX-OR gate by the application of CMOS and 2PASCL logic technique given in below figures. 
Simulation Results
The simulation is performed on Tanner EDA tool using 90nm technology. The Tanner tool consists of S-edit, Tspice, W-edit tools. S-edit is a schematic entry tool that is used to verify the circuits, T-Spice provides the simulation of the circuits and W-edit provides the real time waveform viewing. Below figures show the simulated waveform of 2 to 1 line multiplexer, EX-OR gate and 4:2 compressor using conventional CMOS and 2PASCL logic respectively. 
Comparison of Results

Conclusion
From the results, it is concluded that the 2PASCL logic based 4:2 compressor is more energy efficient as compared to CMOS logic based compressor. The proposed compressor has power saving of 99.38% and 96.08% respectively as compared to static CMOS logic based 4:2 compressor at 10 KHz input signal frequency and 2.0V supply voltage.
